Obviously I'm learning CPLD and FPGA.

Until now I have played with a CPLD based stepper driver, dro with quadrature input it's next.

I'm interested to find out what of fpga it's used to find out how many macrocells are needed for this application, how it's implemented ? It's just a fifo ? Or it's implementing some interpolation algorithm ?

Daniel